This article addresses several aspects of nitrogen atom ͑N atom͒ incorporation into ultrathin gate oxides including: ͑i͒ monolayer incorporation of N atoms at the Si-SiO 2 interfaces to reduce tunneling currents and improve device reliability; and ͑ii͒ the incorporation of silicon nitride films into stacked oxide-nitride ͑ON͒ gate dielectrics to ͑a͒ increase the capacitance in ultrathin dielectrics without decreasing film thickness, and ͑b͒ suppress boron atom ͑B atom͒ diffusion from p ϩ polycrystalline Si gate electrodes through the dielectric layer to the Si substrate channel region. The results of this article demonstrate that these N-atom spatial distributions can be accomplished by low thermal budget, single wafer processing which includes ͑i͒ low-temperature ͑300°C͒ plasma assisted oxidation, nitridation, and/or deposition to achieve the desired N-atom incorporation, followed by ͑ii͒ low thermal budget ͑30 s at 900°C͒ rapid thermal annealing to promote chemical and structural bulk and interface relaxation.
I. INTRODUCTION
As the lateral dimensions of advanced Si field effect transistors ͑FETs͒ shrink into the deep submicron range (d Ͻ0.25nm), the oxide equivalent thickness ͑t ox eq ͒ of gate dielectrics must decrease proportionally into an ultrathin regime ͑t ox eq Ͻ3 nm͒ in which direct tunneling becomes an important factor in the off-state leakage current. It has been demonstrated that N atoms can be incorporated into ultrathin gate dielectrics by ͑i͒ thermal, ͑ii͒ rapid thermal, and ͑iii͒ plasma-assisted processing. [1] [2] [3] Interfacial N-atom incorporation has been shown to improve device reliability. 4 Incorporation of nitrogen in the bulk of the dielectric film in nitride layers has been shown to promote values of t ox eq that are less than the physical thickness of the stacked dielectric as in ONO structures. 5 Finally, N-atom incorporation at the top surface of oxide dielectrics has been demonstrated to suppress B-atom penetration from p ϩ polysilicon gate electrodes. 6, 7 This article describes a novel plasma-assisted process for N-atom incorporation at Si-SiO 2 interfaces, and demonstrates that dielectrics with nitrided interfaces prepared in this way display reduced tunneling currents. The article also describes new results relative to the preparation and characterization of silicon nitride films prepared by remote plasmaassisted deposition. These films have been incorporated into n-channel FET devices with stacked ON dielectrics. 8 The performance of these FETs with stacked ON gate dielectrics is compared with FETs with oxide dielectrics with the same t ox eq . The suppression of B-atom diffusion from pϩ polycrystalline silicon gate electrodes and accompanying improvements in device reliability are demonstrated for ultrathin nitride films, t n ϳ0.8 nm incorporated into stacked ON dielectrics. 7 
II. DEVICE FABRICATION

A. Nitrided interfaces
It was previously shown that interface nitridation by plasma-assisted processing could be accomplished by a 300°C plasma-assisted oxidation process in which N 2 O was used as the source gas for both initial oxide growth and interface nitridation. 3, 4 This process is the first of a two-step plasma process that has been used to fabricate device quality gate dielectrics. 9 The second plasma processing step is a 300°C remote plasma-assisted deposition of an oxide, 3, 4, 9 or a stacked ONO, 5 or ON structure. 7, 8 To obtain device quality performance and reliability, a post deposition rapid thermal anneal ͑RTA͒ at 900°C for 30 s was required to promote bulk dielectric and interfacial chemical and structural relaxations, e.g., to evolve hydrogen from both oxide and nitride dielectrics and to reduce interfacial suboxide bonding. 10 This article describes an alternative plasma-assisted oxidation/ nitridation process. Figure 1 illustrates how this process is accomplished for Si͑100͒ substrates by tracking the process sequence by online Auger electron spectroscopy. 10 After an ex situ rinse in a͒ Electronic mail: gerry_lucovsky@ncsu.edu dilute HF that ͑i͒ removes a thin sacrificial oxide layer and ͑ii͒ produces a hydrogen atom ͑H atom͒ terminated surface, the first step in the process is a remote plasma-assisted oxidation ͑RPAO͒ using excited species ͑e.g., O 2 *͒ extracted from a remote He/O 2 plasma. 3, 9, 10 This step ͑i͒ accomplishes an in situ clean that reduces carbon and fluorine atom contamination, 3 ͑ii͒ forms a Si-SiO 2 interface, and ͑iii͒ grows ϳ0.5 nm of SiO 2 which serves as a substrate layer for the deposition of a dielectric film. The 0.5 nm oxide film also prevents further oxidation of the Si substrate during plasmaassisted deposition of oxide layers. 9 Interface nitridation is accomplished before deposition of the dielectric by exposure to the products from a remote He/N 2 plasma, primarily neutral N atoms. 11 Systematic changes in the N KLL feature of the AES spectra in Fig. 1 demonstrate that the N-atom concentration in the dielectric increases with increasing plasma exposure time. Quantification of the rate at which N atoms are introduced in the dielectric will be discussed in the next section, where additional results from secondary ion mass spectrometry ͑SIMS͒ studies are presented.
Device structures were fabricated on these nitrided oxide interfacial oxide layers by completing the following additional steps: ͑i͒ 300°C plasma-assisted deposition of SiO 2 from remote plasma excitation of a He/O 2 and downstream injection of SiH 4 , 3,9,10 ͑ii͒ a 30 s 900°C rapid thermal anneal, 10 ͑iii͒ formation of MOS capacitors using conventional photolithographic techniques following either ͑a͒ physical vapor deposition ͑PVD͒ of aluminum ͑Al͒ contacts, or ͑b͒ chemical vapor deposition, doping, and dopant activation of n ϩ polycrystalline silicon contacts. Following electrode deposition, there was a conventional 30 min postmetallization anneal ͑PMA͒ at 400°C in a forming gas (H 2 /N 2 ) mixture. Interface characterization and device results are presented in Sec. III A.
B. ON stacked gate dielectrics
These were formed in two different ways. The gate stacks for the FETs were formed by the following in situ sequence: 8 ͑i͒ 300°C plasma-assisted oxidation using a remote He/O 2 plasma to form ϳ1.3 nm of oxide; ͑ii͒ deposition of ϳ1.3 nm of hydrogenated silicon nitride by a 300°C remote plasmaassisted deposition process using SiH 4 and NH 3 as the source gases; ͑iii͒ a vacuum anneal at 900°C for 30 s; and ͑iv͒ an on-line deposition of polycrystalline Si for the gate electrode. The remainder of the FET structure was formed by conventional processing techniques. A source gas ratio of NH 3 :SiH 4 of ϳ10:1 that previously gave optimum electrical performance in devices with ONO structures was used in the nitride deposition step. 11 Device results are presented in Sec. III C following a discussion of the unique properties of the plasma deposited nitride films in Sec. III B.
The MOS capacitors for the B-diffusion studies were fabricated on 5 ⍀ cm ͑100͒ n-type Si substrates with previously grown oxide gate dielectrics. 7 Gate oxides in the range from ϳ3 to ϳ6 nm were grown by furnace oxidation in dry O 2 at 800°C. This was followed by deposition of nitride films 0.4-0.8 nm thick by 300°C remote plasma-assisted process. The nitride layer thickness estimated by on-line AES, and confirmed by spectroscopic ellipsometry. The nitride deposition was followed by a 30 s 900°C RTA. Undoped polycrystalline silicon, prepared by a conventional low pressure chemical vapor deposition ͑LPCVD͒ process with a thickness of ϳ200 nm, was deposited following the gate dielectric RTA. Boron implantation into the polysilicon was performed at 12 keV to a dose of 5ϫ10 15 cm Ϫ2 ; this was followed by an aggressive drive-in anneal in argon for 4 min at 1000°C which activated and redistributed the implanted B atoms. MOS capacitors for electrical testing were completed by conventional metallization, patterning and postmetallization annealing processes. Electrical results for these PMOS device structures are presented in Sec. III D.
III. EXPERIMENTAL RESULTS
A. Interface characterization and tunneling studies
Figures 2͑a͒ and 2͑b͒ present the results of SIMS measurements made at Evans East on a stacked dielectric comprised of the nitrided interface and template film, ϳ0.5-0.6 nm thick, and a ϳ5 nm plasma-deposited SiO 2 film. The nitrided interface then is ϳ5.5-6 nm below the film surface. The SIMS determination of N was made by counting both SiN Ϫ and CsN ϩ ions during the sputtering process. The profiles of these ions indicate that the N atoms are incorporated in the immediate vicinity of the Si-SiO 2 interface, and differences in the profiles are associated with the drive-in of the N atoms into the Si substrate during the SIMS measurements. Figures 3͑a͒ and 3͑b͒ interface concentration of N atoms attains a monolayer coverage ͑Ϯ10%͒ after a 90 s exposure to the He/N 2 plasma process described above. Figure 4 contains a plot of the ratio of the amplitudes of N KLL and substrate Si LVV ͑91 eV͒ features versus nitridation time. A plot of the N KLL strength versus time shows a sublinear dependence. However, plotting the data as a ratio also yields a linear dependence of the nitrogen concentration versus nitridation time. The use of the N/Si ratio demonstrates that the N atoms are at the Si-SiO 2 interface, which is then more accurately characterized as a Si-N-SiO 2 interface. Since the 91 eV Si LVV features comes from the substrate, normalization of the N KLL signal takes into account passage of the N KLL electrons through the oxide film, and the increase in overall film thickness as N atoms are incorporated at the Si-SiO 2 interface. Note that the escape depth for AES electrons with energies of 90 eV is approximately 0.6 nm. Since the SIMS data indicate a linear dependence of N-atom incorporation with time, the normalized plotting of the AES data establishes the N atoms are at the interface, rather than in the bulk of the plasma grown oxide layer.
Figures 5͑a͒ and ͑b͒ are current density-voltage ͑J -V͒ plots for the MOS capacitors with nitrided interfaces and n-type substrates described in Sec. II A. The plot in Fig. 5͑a͒ is for an oxide thickness of ϳ5 nm. This sample has an Al gate electrode, and the J -V plot is for substrate injection. The current below about 3 V is displacement current associated with the ramped voltage that was used in the J -V data acquistion. The tunneling currents for voltages approxi- mately 3 V and above are associated with a FowlerNordheim tunneling process. These tunneling currents decrease as the time of nitridation increases, and hence as the interfacial nitrogen concentration increases. For a fullynitrided interface, the tunneling current is reduced by approximately an order of magnitude by the interface nitridation with respect to a non-nitrided interface. Similar reductions in tunneling current density are also observed for direct tunneling as in Fig. 5͑b͒ which displays J -V plots for oxide thickness of approximately 2 and 3.0 nm. These samples have n ϩ polycrystalline Si gate electrodes and the J -V plots are also for substrate injection. It is important to note that the flat-band voltages for the MOS structures of Figs. 5͑a͒ and 5͑b͒, do not vary by more than 0.05 eV, so that the changes in the J -V plots represent decreased current flow, and are not a result of differences in zero-bias built-in electric fields. Finally, similar results have been obtained for samples with p-type substrates and oxide thicknesses of ϳ5 nm. For these samples, tunneling currents for gate injection were also reduced by approximately a factor of 10 as interface nitridation increased to the ones monolayer level. As in the case of the MOS devices prepared on n-type substrates, the flat-band voltages for the MOS capacitors prepared on p-type substrates also displayed a change of no more than ϳ0.05 eV between the non-nitrided and fully-nitrided interfaces.
B. Characterization of plasma deposited nitrides
The hydrogenated plasma deposited nitrides have been characterized by infrared ͑IR͒ absorption measurements. 12 IR spectra indicated features due to: ͑i͒ the Si-N asymmetric bond-stretching vibration at ϳ850 cm Ϫ1 ; ͑ii͒ the bondstretching vibration of the N-H group at ϳ3350 cm Ϫ1 ; ͑iii͒ the bond-bending vibration of the N-H group at ϳ1150 cm -1 , and ͑iv͒ the bond-stretching vibration of the Si-H group at ϳ2170 cm Ϫ1 . Films deposited at 300°C from different source gas mixtures of NH 3 /SiH 4 established that beginning at about 400°C hydrogen was evolved from the film. The loss of H atoms could be described by a temperatureactivated process with an activation of ϳ0.4 eV. This was consistent with H-atom loss being associated with processes in which molecular H 2 was formed. For example, it was demonstrated that the hydrogenated silicon nitride films contained nearest-neighbor Si-H-H-N-Si bonding arrangements, and that there were significant decreases in the both the Si-H and N-H vibrational signatures with annealing. 12, 13 A reaction pathway for H-atom evolution that is suggested by these results is
where the superscript notation ( 0 ) indicates a neutral dangling bond, and the H-H notation indicates nearest network neighbors. In the temperature range to about 500-600°C, the only significant changes in the IR were decreases in the amplitudes of the Si-H and N-H vibrations, whereas at temperatures greater than about 600°C, there was a systematic increase in the amplitude of the Si-N feature. The combination of these results for annealing temperature Ͼ600°C suggests that as H atoms were evolved from the films, new Si-N bonds were formed. This is represented symbolically in Eqs. ͑2a͒ and ͑2b͒:
The as-deposited films also contain SiNH groups in two other bonding arrangements: ͑i͒ in nearest-neighbor pairs, where they interact via H-bonding interactions, and ͑ii͒ as isolated bonding groups where the H atoms of the N group interact with near-neighbor N atoms of the network. The interactions in ͑ii͒ are also H-bonding-type interactions, and the distribution of near-neighbor N atoms is determined by the local network bonding at the particular N-H site. Loss of hydrogen with the subsequent evolution of different N-H bonding groups such as N-H 2 can occur from the nearest neighbor pairs, with reaction pathways being similar to those described in Eqs. ͑1͒ and ͑2͒. Loss of H atoms from the isolated N-H groups is considerably less likely due to the relatively high N-H bond energy, of the order of 5 eV.
As noted in Sec. II, a source gas ratio of NH 3 :SiH 4 of ϳ10:1 gave optimum electrical performance. Combining IR and AES data with a statistical model of bonding in amorphous Si:N:H alloys indicates that this source gas ratio corresponds to a film in which the respective silicon, nitrogen, and hydrogen concentrations are ͓Si͔ ϳ28 at. %, ͓N͔ ϳ42 at. %, and ͓H͔ ϳ30 at. % 14 It was shown in Ref.
14, that the average number of bonds/atom for this composition is ϳ2.7, the same as in device-quality plasma-deposited SiO 2 films. In addition, hydrogenated silicon nitride films with this composition have been used in amorphous silicon thin film transistors as the gate dielectrics and yielded optimized electrical performance. For example, transconductance electron mobilities of ϳ1.5 cm 2 V Ϫ1 s Ϫ1 15 were obtained indicating a low concentration of charged defect centers. For both lower and higher source gas ratios, the film composition changed and the effective channel mobility decreased. This behavior has been interpreted as being a manifestation of the similarity in bonding statistics to SiO 2 as noted earlier in this paragraph.
C. Electrical performance of FETs with ON dielectrics
Figures 6͑a͒ and 6͑b͒ present data on the performance and reliability of FETs incorporating stacked ON gate dielectrics. 8 These data have been discussed in more detail in Ref. 8 . In summary, the approximate electrical thickness of the gate dielectrics was obtained to Ϯ1 Å from analysis of capacitance-voltage ͑C -V͒ data. TEM micrographs of the composite ON structures indicated approximately equal oxide and nitride layer thickness. Based on an approximately 1:2 ratio of silicon nitride to silicon oxide static dielectric constants, this means that a 1.8Ϯ0.1 nm ON film is comprised of oxide and nitride layers which are each approximately 1.2Ϯ0.1 nm thick. The transistor characteristics, drain current, I d , versus drain bias voltage, V d , plotted for different normalized gate voltages (V g ϪV th , where V g is the gate voltage and V th is the threshold voltage͒. Since the I d is proportional to the inversion capacitance, the equality of the drain currents for the two devices is consistent with their having the same oxide equivalent dielectric thickness. Figure  6͑a͒ demonstrates that the FET with the ON dielectric performs as well as a FET with an oxide dielectric. The oxide dielectric in this case was formed by a combination of ͑i͒ 300°V remote plasma-assisted oxidation and deposition, and ͑ii͒ an in situ vacuum anneal at 900°C for 30 s. The current voltage plots in Fig. 6͑b͒ indicate the robust nature of the ON gate dielectric, i.e., there is no detectable degradation after an integrated current exposure equivalent to about 1.6 ϫ10 4 C cm Ϫ2 (V g ϭ2.0 V͒. Finally, the direct tunneling current for the FET with the ON dielectric was reduced by a factor of ϳ5-7 with respect to that of the FET with oxide dielectric.
D. Boron penetration studies for ON films
Quasi-static C -V curves were compared in Fig. 7͑a͒ for MOS capacitors ͑i͒ with a control thermal oxide, and ͑ii͒ with composite oxide-nitride dielectrics with 0.4 nm, and 0.8 nm thick nitride layers. The C -V curve for the control oxide shifted significantly to a relatively high flatband voltage, V FB, as compared to nitride-deposited devices indicating a large amount of B atom penetration has occurred. This was confirmed by preparing capacitors with Al gate electrodes on the different gate dielectrics used above, i.e., the control thermal oxide, and the composite oxide-nitride dielectrics. The flatband voltages for these NMOS structures were obtained from C -V measurements and were also essentially the same, Ϫ0.82Ϯ0.1 V. Using these results enabled us to determine an anticipated value for using a B-atom doped polycrystalline Si gate electrode in a PMOS structure. One of the most important aspects of this comparative study on NMOS structures was the consistency of the flatband voltages for the different gate dielectric structures. This consistency means that introducing the nitride films on the oxide substrate did not introduce fixed charge at either the Si-SiO 2 interface, or the internal interface between the nitride and oxide constituents of the dual layer dielectrics similar to what had been found in our earlier studies tri-layer oxide-nitride-oxide dielectrics which were made using essentially the same sequence of plasma and rapid thermal annealing process steps. 15 The anticipated V FB is approximately ϩ0.7 V, and V FB for the control oxide is shifted to approximately ϩ1.1 V. The V FB value for the capacitor with the 0.8 nm nitride is at approximately ϩ0.7 eV indicating essentially no boron penetration to the underlying n-type Si substrate. V FB for the device with the 0.4 nm top nitride is intermediate, approximately ϩ0.8 V, which shows the degree of boron penetration is controllable for a fixed thermal budget by changing the deposited nitride layer thickness. Oxide reliability was examined by measuring charge to breakdown (Q BD ) under constant Fowler-Nordheim current stressing as shown in Fig.  7͑b͒ . Each experimental point is the average of 15 device runs. Q BD was highest for film with the thickest top nitride layer. The relative decreases in Q BD in capacitors with the control oxide, and the composite dielectric with the 0.4 nm nitride layer are attributed to boron penetration. The Q BD value of the capacitor with the 0.8 nm top nitride is twice as high as that of the capacitor with the control oxide. As a point for reference, the Q BD values for MOS capacitors with Al-gate electrodes were found to be essentially the same as that of the capacitor with the dual layer oxide-nitride dielectric with the 0.8 nm nitride. Figure 7͑c͒ shows applied gate voltages shifts as a function of injected charge. The reliability of the devices with the top surface nitride layers is clearly improved. FIG. 7 . Date for PMOS devices with ϳ5-6 nm dielectrics: ͑a͒ Normalized quasistatic C -V curves for MOS capacitors with different thickness of top nitride layers: t n ϭ0.0, 0.4, and 0.8 nm; ͑b͒ charge to breakdown ͑QBD͒ for 50% failure under constant current substrate injection at 100 mA cm Ϫ2 ; and ͑c͒ applied gate voltage shifts, dV g during the same constant current substrate injection as in ͑b͒.
IV. DISCUSSION
This section is divided into three parts which address, respectively: ͑i͒ the reduction of tunneling currents in MOS capacitors with nitrided interfaces; ͑ii͒ the unique character of the nitride films formed by the two step process sequence of 300°C deposition by remote plasma-assisted deposition followed by a vacuum or inert ambient RTA for 30 s at 900°C; and ͑iii͒ the suppression of nitrogen diffusion through ultrathin nitride layers.
A. Nitrided interfaces
The J -V data in Figs. 5͑a͒ and 5͑b͒ in Sec. III A indicate significant decreases in tunneling current density with increasing interface nitridation. At first sight this result is surprising since the Si-SiO 2 conduction band off-set energy is significantly higher than the Si-Si 3 N 4 conduction band offset energy, ϳ3.1 eV as compared to 2.1 eV, 16 suggesting that interfacial nitridation would be expected to increase tunneling currents. The nearly constant reduction of tunneling current for thicknesses in the Fowler-Nordheim regime as in Fig. 5͑a͒ , and in the direct tunneling regime as in Fig. 5͑b͒ , as well as the fact that similar reductions occur for both substrate and gate injection, indicates that the reduction is not simply due to changes in effective oxide thickness, or the direction of current injection. Flat-band voltages, obtained from analysis of C -V curves have indicated a small variation of flat-band voltage with interface nitridation ͑Ͻ0.05 V͒, demonstrating that built-in oxide fields were not the cause of the current reductions. In addition, a newly developed model for band off-set energies that includes the effects of charge transfer interface dipoles places an upper limit on the possible flat band voltage shifts 17 of ϳ0.1 eV that supports to the results of the C -V and J -V studies.
Studies of Si-SiO 2 interfaces have shown that the oxidation of Si invariably results in transition regions with excess suboxide bonding between the crystalline Si substrate and the SiO 2 .
18 If ⌽ ms is the metal-semiconductor work function in the absence of interfacial dipoles, then the effective metalsemiconductor work function for a non-nitrided interface with interfacial Si-O bonds, ⌽ ms Ј ͑Si-O͒, is given by:
͑3͒
where V dipole ͑Si-O͒ is the potential energy step associated with interfacial dipoles. This potential energy step adds to the conduction band offset as determined from vacuum levels. In Ref. 17 , it is demonstrated that V dipole ͑Si-O͒ depends on the nature of the bonding at the Si-SiO 2 interface. The dipole step is greater for an abrupt Si-SiO 2 interface, V dipole ͑Si-O abrupt ), than for an interface with suboxide bonding, V dipole (Si-O suboxide ). In addition, it was shown that the dipole step is greater for a nitrided Si-N-SiO 2 interface than for an interface with significant suboxide bonding as has been reported for Si-SiO 2 interfaces even after a 30 s 900°C RTA. The difference in the height of the potential barrier between a nitrided interface and an interface with suboxide bonding is given by
͑4͒
The calculations of Ref. 18 show that ␦V at most equal to 0.1 eV so that the barrier height is not significantly different for an abrupt nitrided interface and for a Si-SiO 2 interface that has a minimized degree of suboxide bonding after a 900°C RTA. The driving force for dipole formation is an equalization of a chemical potential that can be obtained from considerations of the relative electronegativities of the interfacial bonding arrangements. Under this driving force, electrons are transferred from the Si substrate to the dielectric. The magnitude of the charge transfer is ϳ0.1-0.2e, where e is the charge on the electron. 17 This analysis supports the results of the C -V and J -V measurements of Sec. III A; i.e., that the changes in tunneling currents are not due to systematic changes in built in fields, associated with changes in flat band voltages.
Therefore, an alternative mechanism must be invoked to explain the tunneling results. One way to interpret the data in Figs. 5͑a͒ and 5͑b͒, as well as the additional results for the p-type substrate, is to invoke an interfacial reflection coefficient that is significantly different for non-nitrided and fullynitrided Si-SiO 2 interfaces. One rationale for this type of effect has its origin in effects well-known in physical optics, where thin surface layers of transparent materials with different optical indices of refraction will either enhance or reduce surface reflectivity, and thereby reduce or enhance, respectively, the optical transmission independent of the surface on which the light is incident. The optical path length for these surface layers must be in the range of about onequarter of the optical wavelength in the surface layer material. For this type of mechanism to apply to the nitrided oxide dielectrics, the monolayer nitridation would have to have an effective index of refraction higher than that of the oxide surface. Stated differently, the reduced tunneling mechanism would have to rely on a significant phase shift for the electron transport in the nitrided layer relative to that of the non-nitrided interface. This type of contribution to the tunneling transport needs additional theorectical and experimental study. 
B. Unique chemical bonding in plasma-deposited nitride layers
As has already been shown in Sec. III B, the nitride films prepared by 300°C, and subsequently subjected to a 900°C RTA display interesting behavior in regard to H loss as well as Si-N formation. The explanation for the unexpected electrical properties of these films, that has evolved from a combination of the IR studies and electrical data is best illustrated in Fig. 8 . The x axis of this figure is obtained from IR data, and the y axis from electrical data on MOS capacitors. The decrease of V FB to its expected value in films annealed at 900°C is indicative of decreases in fixed dielectric positive charge, i.e., reductions in defects in the nitride film. Therefore this figure demonstrates that the formation of additional Si-N bonds from bonding groups that have loose H atoms is responsible for the improved behavior.
To best understand the unique attributes of the two-step process for forming device-quality nitride films with low bulk defect densities, it is necessary to contrast the bonding changes that take place in these films as a function of processing, with the bonding in nitride films prepared by conventional higher temperature ͑TϾ500°C͒ LPCVD processes. Summarizing the IR data presented above: ͑i͒ as-deposited silicon nitride films are Si:N:H alloys with an average number of bonds/atom ͑ϳ2.7͒ which is essentially the same as deposited SiO 2 ; ͑ii͒ these films are therefore low defect continuous random network structures with low bulk defect densities, primarily because of their high H-atom content ͑ϳ30 at. %͒; ͑iii͒ these films contain several kinds of bonded H: ͑a͒ in nearest-neighbor SiH/SiNH and SiNH/SiNH pairs, and ͑b͒ in isolated SiNH groups; ͑iv͒ upon annealing to 500°C, H is released from these nearest-neighbor groups leading to defect formation as both Si-and N-atom dangling bonds; ͑v͒ upon further annealing at temperature Ͼ500°C, H evolution continues, but additional Si-N bonds are formed; ͑vi͒ the formation of additional Si-N bonds from bonding sites that have lost H atoms reduces bulk defect densities accounting for the unique electrical properties of the films. In effect the special bonding arrangements in which H atoms are nearestnetwork neighbors in the as deposited films is the key to the unique behavior. For example, these bonding sites are the reason for poor performance in films annealed to 500°C, but are the reason for improvements in performance in films that have been annealed to 900°C. The IR spectra of Ref. 12 clearly indicate that additional Si-N bonds are formed after the 900°C anneal; however, at this time we offer no microscopic model for the atomic motions that are involved in these relaxation processes.
It is found in Ref. 12 that the nitride films contain bonded hydrogen after 900°C. This is mostly in isolated bonding arrangements in SiNH bonding arrangements. The bonding energy of the HN bond in a SiNH group is in excess of 5 eV. As an isolated bonding arrangement, this site will not be an electronically active defect, although under certain conditions it may act as a defect precursor. One pathway for defect generation is through hole trapping and the formation of an ammonium center. However, at the low bias voltages that are contemplated for the stacked ON gate dielectrics, hole injection into the nitride layer is unlikely.
In contrast, films prepared by LPCVD at temperatures in excess of 500°C contain only small concentrations of bonded H, and in order to form a network comprised of threefold coordinated N atoms and fourfold coordinated Si atoms, these films must contain significant numbers of both Si-and N-atom dangling bond defects. Entropy considerations require that these defects be distributed throughout the network rather than occurring as nearest-neighbors. Since silicon-nitride films do not display a viscoelastic relaxation, these bonding defects cannot recombine, as in the films produced at lower temperature by remote plasma processing, and therefore the films have high defect densities even after higher temperature processing. The only way that defects in these films can be reduced in density is by postdeposition annealing in an oxygen containing ambient as shown by the recent results reported by the University of Texas at Austin Group. 19 Films prepared in this way are oxynitride alloys with dielectric constants below those of silicon nitride. Oxynitride alloy films have been incorporated into FETs, but in general this leads to significant reductions in peak channel mobilities in NMOS devices.
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C. Stopping power of nitride layers for B-atom diffusion
The stopping power of nitride films prepared by remote plasma processing and subsequent RTAs is simply associated with the high areal density of N atoms obtained in this way. The areal density of N atoms in a film that is 0.8 nm thick is estimated to be 4 -5ϫ10 15 cm Ϫ2 . 7 Since the bonding radius of N atoms is ϳ0.8 nm, this means that the fractional area coverage of these N atoms is ϳ0.8-1.0. Since it has been shown that the diffusion of B atoms through oxide films involves B-O bond formation, the 0.8 nm nitride film effectively screens the B atoms from the O atoms in the underlying oxide film of the stacked ON dielectric. 21 Reducing the nitride thickness to ϳ0.4 nm reduces the fractional coverage to 0.4-0.5, enabling the B atoms to interact with the underlying oxide layer, and be transported to the Si substrate where they can degrade electrical performance. As anticipated, increasing the nitride layer to 1.2 nm, as in the FETs described above will then not only reduce direct tunneling, but also improve resistance to B-atom penetration in PMOS devices.
V. SUMMARY
This article has indicated a processing pathway to the formation of ultrathin nitrided gate oxides that can play a significant role in advanced FET devices. By using 300°C plasma assisted processing including: ͑i͒ oxidation and nitridation to form nitride interfaces and an ultrathin oxide film ͑ϳ0.5-0.6 nm thick͒ that serves as a platform for further film deposition, and ͑ii͒ film deposition forms ultrathin oxide, nitride, or stacked ON dielectrics, in combination with low thermal budget RTAs ͑typically 30 s at 900°C͒, it has been shown that device-quality ultrathin gate dielectrics can be formed. The interface nitridation and ON stacked dielectrics have been demonstrated to yield improved behavior with respect to ultrathin oxides in NMOS devices with oxide equivalent thickness down to 1.8 nm. Extensions of this approach, based on the calculation of tunneling currents in stacked ON devices suggests that the stacked ON dielectrics can be used for several device generations, in particular for t ox eq extending down to at least 1.5 nm, and perhaps to 1.2 nm. The stacked ON gate dielectrics with at least 0.8 nm of nitride have shown excellent resistance to B-atom transport out of p ϩ polycrystalline silicon gate electrodes. Since the top surface nitridation process also nitrides the Si-SiO 2 interface, 22 the channel mobilities of holes in PMOS devices may be degraded by the use of these structures.
